Part Number Hot Search : 
C8555CPX SZ5234B SZ5234B H78M09AT FDD6635 KPY66A SBR10 00C10
Product Description
Full Text Search
 

To Download AD8353ACP-R2 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 a
FEATURES Fixed Gain of 20 dB Operational Frequency of 100 MHz to 2.7 GHz Linear Output Power Up to 9 dBm Input/Output Internally Matched to 50 Temperature and Power Supply Stable Noise Figure 5.3 dB Power Supply 3 V or 5 V APPLICATIONS VCO Buffers General Tx/Rx Amplification Power Amplifier Predriver Low Power Antenna Driver
INPT
100 MHz-2.7 GHz RF Gain Block AD8353
FUNCTIONAL BLOCK DIAGRAM
BIAS AND VREF VPOS
VOUT
COM1
AD8353
COM2
PRODUCT DESCRIPTION
The AD8353 is a broadband, fixed-gain linear amplifier that operates at frequencies from 100 MHz up to 2.7 GHz. It is intended for use in a wide variety of wireless devices including cellular, broadband, CATV, and LMDS/MMDS applications. By taking advantage of Analog Devices' high-performance complementary Si bipolar process, these gain blocks provide excellent stability over process, temperature, and power supply. This amplifier is single-ended and internally matched to 50 with a return loss of greater than 10 dB over the full operating frequency range. The AD8353 provides linear output power of 9 dBm with 20 dB of gain at 900 MHz when biased at 3 V and an external RF choke is connected between the power supply and the output pin. The dc supply current is 42 mA. At 900 MHz, the output third order intercept (OIP3) is greater than 23 dBm, and is 19 dBm at 2.7 GHz.
The noise figure is 5.3 dB at 900 MHz. The reverse isolation (S12) is -36 dB at 900 MHz and -30 dB at 2.7 GHz. The AD8353 can also operate with a 5 V power supply, in which case no external inductor is required. Under these conditions, the AD8353 delivers 8 dBm with 20 dB of gain at 900 MHz. The dc supply current is 42 mA. At 900 MHz, the OIP3 is greater than 22 dBm and is 19 dBm at 2.7 GHz. The noise figure is 5.6 dB at 900 MHz. The reverse isolation (S12) is -35 dB. The AD8353 is fabricated on Analog Devices' proprietary, highperformance 25 GHz Si complementary bipolar IC process. The AD8353 is available in a chip scale package that utilizes an exposed paddle for excellent thermal impedance and low impedance electrical connection to ground. It operates over a -40C to +85C temperature range. An evaluation board is available.
REV. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2002
V, T = 25 C, 100 AD8353-SPECIFICATIONS (V = 3 otherwise noted.)nH external inductor between VOUT and VPOS, Z = 50 unless
S A O
,
Parameters OVERALL FUNCTION Frequency Range Gain
Conditions
Min 0.1
Typ
Max 2.7
Unit GHz dB dB dB dB dB dB dB/V dB/V dB/V dB dB dB dB dB dB dBm dBm dBm dB dB dB dB dB dB dBm dBm dBm dBm dB dB dB
Delta Gain
Gain Supply Sensitivity
Reverse Isolation (S12)
f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz, -40C TA +85C f = 1.9 GHz, -40C TA +85C f = 2.7 GHz, -40C TA +85C VPOS 10%, f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz f = 1.9 GHz f = 2.7 GHz Pin RFIN f = 900 MHz f = 1.9 GHz f = 2.7 GHz Pin VOUT f = 900 MHz, 1 dB compression f = 1.9 GHz f = 2.7 GHz f = 900 MHz, -40C TA +85C f = 1.9 GHz, -40C TA +85C f = 2.7 GHz, -40C TA +85C f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz, f = 1.9 GHz, f = 2.7 GHz, f = 900 MHz, f = 900 MHz f = 1.9 GHz f = 2.7 GHz Pin VPOS 2.7 35 -40C TA +85C f = 1 MHz, PIN = -28 dBm f = 1 MHz, PIN = -28 dBm f = 1 MHz, PIN = -28 dBm f = 1 MHz, PIN = -28 dBm
19.8 17.7 15.6 -0.97 -1.15 -1.34 0.04 -0.004 -0.04 -35.6 -34.9 -30.3 22.3 20.9 11.2 9.1 8.4 7.6 -1.46 -1.17 -1 26.3 16.9 13.3 23.6 20.8 19.5 31.6 5.3 6 6.8 3 41 15.3 60 3.3 48
RF INPUT INTERFACE Input Return Loss
RF OUTPUT INTERFACE Output Compression Point
Delta Compression Point
Output Return Loss
DISTORTION/NOISE Output Third Order Intercept
Output Second Order Intercept Noise Figure
POWER INTERFACE Supply Voltage Total Supply Current Supply Voltage Sensitivity Temperature Sensitivity
Specifications subject to change without notice.
V mA mA/V A/C
-2-
REV. 0
AD8353
SPECIFICATIONS (V = 5 V, T = 25 C, no external inductor between VOUT and VPOS, Z = 50
S A O
, unless otherwise noted.)
Max 2.7 Unit GHz dB dB dB dB dB dB dB/V dB/V dB/V dB dB dB dB dB dB dBm dBm dBm dB dB dB dB dB dB dBm dBm dBm dBm dB dB dB 5.5 52 V mA mA/V A/C
Parameters OVERALL FUNCTION Frequency Range Gain
Conditions
Min 0.1
Typ
Delta Gain
Gain Supply Sensitivity
Reverse Isolation (S12)
f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz, -40C TA +85C f = 1.9 GHz, -40C TA +85C f = 2.7 GHz, -40C TA +85C VPOS 10%, f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz f = 1.9 GHz f = 2.7 GHz Pin RFIN f = 900 MHz f = 1.9 GHz f = 2.7 GHz Pin VOUT f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz, -40C TA +85C f = 1.9 GHz, -40C TA +85C f = 2.7 GHz, -40C TA +85C f = 900 MHz f = 1.9 GHz f = 2.7 GHz f = 900 MHz, f = 1.9 GHz, f = 2.7 GHz, f = 900 MHz, f = 900 MHz f = 1.9 GHz f = 2.7 GHz Pin VPOS 4.5 35 -40C TA +85C f = 1 MHz, PIN = -28 dBm f = 1 MHz, PIN = -28 dBm f = 1 MHz, PIN = -28 dBm f = 1 MHz, PIN = -28 dBm
19.5 17.6 15.7 -0.96 -1.18 -1.38 0.09 -0.01 -0.09 -35.4 -34.6 -30.2 22.9 21.7 11.5 8.3 8.1 7.5 -1.05 -1.49 -1.33 27 22 14.3 22.8 20.6 19.5 30.3 5.6 6.3 7.1 5 42 4.3 45.7
RF INPUT INTERFACE Input Return Loss
RF OUTPUT INTERFACE Output Compression Point
Delta Compression Point
Output Return Loss
DISTORTION/NOISE Output Third Order Intercept
Output Second Order Intercept Noise Figure
POWER INTERFACE Supply Voltage Total Supply Current Supply Voltage Sensitivity Temperature Sensitivity
Specifications subject to change without notice.
REV. 0
-3-
AD8353
ABSOLUTE MAXIMUM RATINGS* PIN CONFIGURATION
Supply Voltage VPOS . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Input Power (re: 50 ) . . . . . . . . . . . . . . . . . . . . . . . 10 dBm Equivalent Voltage . . . . . . . . . . . . . . . . . . . . . . 700 mV rms Internal Power Dissipation Paddle Not Soldered . . . . . . . . . . . . . . . . . . . . . . . 325 mW Paddle Soldered . . . . . . . . . . . . . . . . . . . . . . . . . . . 812 mW JA (Paddle Soldered) . . . . . . . . . . . . . . . . . . . . . . . . . 80C/W JA (Paddle Not Soldered) . . . . . . . . . . . . . . . . . . . . 200C/W Maximum Junction Temperature . . . . . . . . . . . . . . . . 150C Operating Temperature Range . . . . . . . . . . . -40C to +85C Storage Temperature Range . . . . . . . . . . . . -65C to +150C Lead Temperature Range (Soldering 60 sec) . . . . . . . . 240C
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
COM1 1 NC
2
8
COM1 VOUT
AD8353
7
TOP VIEW 6 VPOS (Not to Scale) 5 COM2 4 COM2 INPT 3 NC = NO CONNECT
PIN FUNCTION DESCRIPTIONS
Pin 1, 8
Mnemonic Description COM1 Device Common. Connect to low impedance ground. RF Input Connection. Must be ac-coupled. Device Common. Connect to low impedance ground. Positive Supply Voltage No Connection RF Output Connection. Must be ac-coupled.
3 4, 5
INPT COM2
ORDERING GUIDE Model Temperature Range Package Description Package Option
AD8353ACP-REEL7 -40C to +85C 7" Tape and Reel CP-8 AD8353-EVAL Evaluation Board
6 2 7
VPOS NC VOUT
CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8353 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
-4-
REV. 0
Typical Performance Characteristics-AD8353
90 120 60 120 90 60
150
30
150
30
180
0
180
0
210
330
210
330
240 270
300
240 270
300
TPC 1. S11 vs. Frequency, VS = 3 V, TA = 25 C, 100 MHz f 3 GHz
TPC 4. S22 vs. Frequency, VS = 3 V, TA = 25 C, 100 MHz f 3 GHz
25 GAIN AT 3.3V
25 GAIN AT -40 C
20
20
GAIN - dB
GAIN - dB
15 GAIN AT 2.7V 10 GAIN AT 3.0V
15 GAIN AT +25 C GAIN AT +85 C 10
5
5
0 0 500 1000 1500 2000 FREQUENCY - MHz 2500 3000
0
0
500
1000 1500 2000 FREQUENCY - MHz
2500
3000
TPC 2. Gain vs. Frequency, VS = 2.7 V, 3 V, and 3.3 V, TA = 25 C
TPC 5. Gain vs. Frequency, VS = 3 V, TA = -40 C, +25 C, and +85 C
0 -5 -10 -15 -20 -25 S12 AT 3.0V -30 -35 S12 AT 3.3V -40 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz S12 AT 2.7V
REVERSE ISOLATION - dB REVERSE ISOLATION - dB
0 -5 -10 -15 -20 -25 S12 AT -40 C -30 -35 -40 0 500 1000 1500 2000 FREQUENCY - MHz S12 AT +85 C 2500 3000 S12 AT +25 C
TPC 3. Reverse Isolation vs. Frequency, VS = 2.7 V, 3 V, and 3.3 V, TA = 25 C
TPC 6. Reverse Isolation vs. Frequency, VS = 3 V, TA = -40 C, +25 C, and +85 C
REV. 0
-5-
AD8353
12 12 P1 dB AT -40 C 10 P1 dB AT 3.3V 8 8 P1 dB AT 3.0V 6 P1 dB AT 2.7V 10
P1 dB - dBm
P1 dB - dBm
6
P1 dB AT +25 C
P1 dB AT +85 C
4
4
2
2
0 0 500 1000 1500 2000 FREQUENCY - MHz 2500 3000
0 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz
TPC 7. P1 dB vs. Frequency, VS = 2.7 V, 3 V, and 3.3 V, TA = 25 C
TPC 10. P1 dB vs. Frequency, VS = 3 V, TA = -40 C, +25 C, and +85 C
45 40
30
25
35
PERCENTAGE - %
30 25 20 15 10
PERCENTAGE - %
20
15
10
5
5 0 7.0
0
7.2
7.4 7.6 7.8 8.0 8.2 8.4 8.6 8.8 OUTPUT 1 dB COMPRESSION POINT - dBm
9.0
19.1
19.5
19.9
20.3 20.7 OIP3 - dBm
21.1
21.5
21.9
TPC 8. Distribution of P1 dB VS = 3 V, TA = 25 C, f = 2.2 GHz
TPC 11. Distribution of OIP3, VS = 3 V, TA = 25 C, f = 2.2 GHz
28 26 24 22
28 26 OIP3 AT -40 C 24 22
OIP3 - dBm
OIP3 - dBm
OIP3 AT 3.3V
20 18 16 14 12 10 0 500 1000 1500 2000 FREQUENCY - MHz 2500 3000 OIP3 AT 3.0V OIP3 AT 2.7V
20 18 16 14 12 10 0
OIP3 AT +85 C OIP3 AT +25 C
500
1000
1500
2000
2500
3000
FREQUENCY - MHz
TPC 9. OIP3 vs. Frequency, VS = 2.7 V, 3 V, and 3.3 V, TA = 25 C
TPC 12. OIP3 vs. Frequency, VS = 3 V, TA = -40 C, +25 C, and +85 C
-6-
REV. 0
AD8353
8.0 7.5 7.0
NOISE FIGURE - dB
8.5 8.0 7.5
NOISE FIGURE - dB
7.0 6.5 NF AT +85 C 6.0 NF AT +25 C 5.5 5.0 4.5 4.0 NF AT -40 C
6.5 NF AT 3.3V 6.0 5.5 5.0 4.5 4.0 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz NF AT 2.7V NF AT 3.0V
0
500
1000
1500
2000
2500
3000
FREQUENCY - MHz
TPC 13. Noise Figure vs. Frequency, VS = 2.7 V, 3 V, and 3.3 V, TA = 25 C
TPC 16. Noise Figure vs. Frequency, VS = 3 V, TA = -40C, +25C, and +85C
45 40
50 45 40 IS AT 3.3V IS AT 3.0V
25 PERCENTAGE - % 20 15 10 5 0 5.90 5.95 6.00 6.05 6.10 6.15 6.20 6.25 6.30 6.35 6.40 6.45 6.50 6.55 6.60 NOISE FIGURE - dB
SUPPLY CURRENT - mA
35 30 25 20 15 10 5 0 -60 -40 -20 0 40 20 TEMPERATURE - C 60 80 100 IS AT 2.7V
TPC 14. Distribution of Noise Figure, VS = 3 V, TA = 25 C, f = 2.2 GHz
TPC 17. Supply Current vs. Temperature, VS = 2.7 V, 3 V, and 3.3 V
90 120 60 120
90 60
150
30
150
30
180
0
180
0
210
330
210
330
240 270
300
240 270
300
TPC 15. S11 vs. Frequency, VS = 5 V, TA = 25C, 100 MHz f 3 GHz
TPC 18. S22 vs. Frequency, VS = 5 V, TA = 25C, 100 MHz f 3 GHz
REV. 0
-7-
AD8353
25 GAIN AT 5.5V 20 GAIN AT 5.0V
25
20 GAIN AT +85 C
GAIN AT -40 C
GAIN - dB
GAIN AT 4.5V 10
GAIN - dB
15
15 GAIN AT +25 C 10
5
5
0 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz
0 0 500 1000 1500 2000 FREQUENCY - MHz 2500 3000
TPC 19. Gain vs. Frequency, VS = 4.5 V, 5 V, and 5.5 V, TA = 25 C
TPC 22. Gain vs. Frequency, VS = 5 V, TA = -40C, +25 C, and +85 C
0 -5 REVERSE ISOLATION - dB
REVERSE ISOLATION - dB
0 -5 -10 -15 -20 -25 S12 AT +85 C -30 -35 S12 AT +25 C
-10 -15 -20 -25 S12 AT 5V -30 S12 AT 5.5V -35 S12 AT 4.5V -40 0 500 1000 1500 2000 FREQUENCY - MHz 2500 3000
S12 AT -40 C -40 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz
TPC 20. Reverse Isolation vs. Frequency, VS = 4.5 V, 5 V, and 5.5 V, TA = 25 C
TPC 23. Reverse Isolation vs. Frequency, VS = 5 V, TA = -40 C, +25 C, and +85 C
10 9 8 7 P1 dB AT 5.5V
12 P1 dB AT +85 C
10
P1 dB AT +25 C
P1 dB - dBm
6 5 4 3 2 1 0 0 500
P1 dB AT 5.0V
P1 dB - dBm
P1 dB AT 4.5V
8 P1 dB AT -40 C
6
4
2
1000 1500 2000 FREQUENCY - MHz
2500
3000
0 0 500 1000 1500 2000 FREQUENCY - MHz 2500 3000
TPC 21. P1 dB vs. Frequency, VS = 4.5 V, 5 V, and 5.5 V, TA = 25 C
TPC 24. P1 dB vs. Frequency, VS = 5 V, TA = -40 C, +25 C, and +85 C
-8-
REV. 0
AD8353
45 40
30
25
35
PERCENTAGE - %
30 25 20 15 10
PERCENTAGE - %
7.2 7.4 7.6 7.8 8.0 8.2 8.4 8.6 OUTPUT 1 dB COMPRESSION POINT - dBm 8.8
20
15
10
5
5 0 7.0
0 18.8
19.2
19.6
20.4 20.0 OIP3 - dBm
20.8
21.2
21.6
TPC 25. Distribution of P1 dB, VS = 3 V, TA = 25C, f = 2.2 GHz
TPC 28. Distribution of OIP3, VS = 5 V, TA = 25 C, f = 2.2 GHz
26 24 22 OIP3 AT 5.5V 20 18 OIP3 AT 5.0V 16 14 12 10 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz OIP3 AT 4.5V
26 24 22 20 18 16 14 12 10 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz OIP3 AT +25 C OIP3 AT +85 C OIP3 AT -40 C
OIP3 - dBm
TPC 26. OIP3 vs. Frequency, VS = 4.5 V, 5 V, and 5.5 V, TA = 27 C
TPC 29. OIP3 vs. Frequency, VS = 5 V, TA = -40 C, +25 C, and +85 C
OIP3 - dBm
NOISE FIGURE - dB
9.0 8.5 8.0
NOISE FIGURE - dB
10
9
7.5 7.0 NF AT 5.5V 6.5 6.0 NF AT 4.5V 5.5 5.0 4.5 4.0 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz NF AT 5.0V
8
7 NF AT +85 C 6 NF AT +25 C 5 NF AT -40 C 4 0 500 1000 1500 2000 2500 3000 FREQUENCY - MHz
TPC 27. Noise Figure vs. Frequency, VS = 4.5 V, 5 V, and 5.5 V, TA = 25 C
TPC 30. Noise Figure vs. Frequency, VS = 5 V, TA = -40 C, +25 C, and +85 C
REV. 0
-9-
AD8353
30
15
20
25
10
19
PERCENTAGE - %
20
5
POUT - dBm
18
GAIN - dB
15
0
17
10
-5
16
5
-10
15
0 6.10 6.15 6.20 6.25 6.30 6.35 6.40 6.45 6.50 6.55 6.60 6.65 6.70 NOISE FIGURE - dB
-15
14 -30 -25 -20 -15 -10 PIN - dBm -5 0 5
TPC 31. Distribution of Noise Figure, VS = 5 V, TA = 25 C, f = 2.2 GHz
TPC 33. Output Power and Gain vs. Input Power, VS = 3 V, TA = 25C, f = 900 MHz
50 45 40
SUPPLY CURRENT - mA
15 IS AT 5.5V 10 IS AT 4.5V
20
19
35 30 25 20 15 10
POUT - dBm
IS AT 5.0V
5
18
0
17
-5
16
-10 5 0 -60 -40 -20 0 20 40 60 80 100 -15
15
14 -30 -25 -20 -15 -10 -5 0 5 PIN - dBm
TEMPERATURE - C
TPC 32. Supply Current vs. Temperature, VS = 4.5 V, 5 V, and 5.5 V
TPC 34. Output Power and Gain vs. Input Power, VS = 5 V, TA = 25C, f = 900 MHz
-10-
REV. 0
GAIN - dB
AD8353
THEORY OF OPERATION APPLICATIONS
The AD8353 is a two-stage feedback amplifier employing both shunt-series and shunt-shunt feedback. The first stage is degenerated and resistively loaded, and provides approximately 10 dB of gain. The second stage is a PNP-NPN Darlington output stage, which provides another 10 dB of gain. Series-shunt feedback from the emitter of the output transistor sets the input impedance to 50 over a broad frequency range. Shunt-shunt feedback from the amplifier output to the input of the Darlington stage helps to set the output impedance to 50 . The amplifier can be operated from a 3 V supply by adding a choke inductor from the amplifier output to VPOS. Without this choke inductor, operation from a 5 V supply is also possible.
BASIC CONNECTIONS
The AD8353 RF Gain Block may be used as a general purpose fixed-gain amplifier in a wide variety of applications, such as a driver for a transmitter power amplifier (Figure 1). Its excellent reverse isolation also makes this amplifier suitable for use as a local oscillator buffer amplifier that would drive the local oscillator port of an up or down converter mixer (Figure 2).
AD8353
HIGH POWER AMPLIFIER
Figure 1. AD8353 as a Driver Amplifier
MIXER
The AD8353 RF Gain Block is a fixed-gain amplifier with single-ended input and output ports whose impedances are nominally equal to 50 over the frequency range 100 MHz to 2.7 GHz. Consequently, it can be directly inserted into a 50 system with no impedance-matching circuitry required. The input and output impedances are sufficiently stable versus variations in temperature and supply voltage that no impedance matching compensation is required. A complete set of scattering parameters is available at the Analog Devices website (www.analog.com). The input pin (INPT) is connected directly to the base of the first amplifier stage, which is internally biased to approximately 1 V, so a dc-blocking capacitor should be connected between the source that drives the AD8353 and the input pin, INPT. It is critical to supply very low inductance ground connections to the ground pins (pins 1, 4, 5, and 8) as well as to the backside exposed paddle. This will ensure stable operation. The AD8353 is designed to operate over a wide supply voltage range, from 2.7 V to 5.5 V. The output of the part, VOUT, is taken directly from the collector of the output amplifier stage. This node is internally biased to approximately 2.2 V when the supply voltage is 5 V. Consequently, a dc-blocking capacitor should be connected between the output pin, VOUT, and the load that it drives. The value of this capacitor is not critical, but it should be 100 pF or larger. When the supply voltage is 3 V, it is recommended that an external RF choke be connected between the supply voltage and the output pin, VOUT. This will increase the dc voltage applied to the collector of the output amplifier stage, which will improve performance of the AD8353 to be very similar to the performance produced when 5 V is used for the supply voltage. The inductance of the RF choke should be approximately 100 nH, and care should be taken to ensure that the lowest series self-resonant frequency of this choke is well above the maximum frequency of operation for the AD8353. The supply voltage input, VPOS, should be bypassed using a large value capacitance (approximately 0.47 F or larger) and a smaller, high-frequency bypass capacitor (approximately 100 pF) physically located close to the VPOS pin. The recommended connections and components are shown in the schematic of the AD8353 evaluation board.
AD8353
LOCAL OSCILLATOR
Figure 2. AD8353 as a LO Driver Amplifier
AD8353
1 COM1 COM1 8 C2 1000pF L1 3 INPT VPOS 6 C3 100pF 4 COM2 COM2 5 C4 0.47 F VP OUTPUT
2 NC INPUT C1 1000pF
VOUT 7
NC = NO CONNECT
Figure 3. Evaluation Board Schematic
EVALUATION BOARD
Figure 3 shows the schematic of the AD8353 evaluation board. Note that L1 is shown as an optional component that is used to obtain maximum gain only when VP = 3 V. The board is powered by a single supply in the range 2.7 V to 5.5 V. The power supply is decoupled by a 0.47 F and a 100 pF capacitor.
Table I. Evaluation Board Configuration Options
Component C1, C2 C3 C4 L1
Function AC-Coupling Capacitors High-Frequency Bypass Capacitor Low-Frequency Bypass Capacitor Optional RF Choke, used to increase current through output stage when VP = 3 V. Not recommended for use when VP = 5 V.
Default Value 1000 pF, 0603 100 pF, 0603 0.47 F, 0603
100 nH, 0603
REV. 0
-11-
AD8353
Figure 4. Silkscreen Top
Figure 5. Component Side
OUTLINE DIMENSIONS
Dimensions shown in millimeters.
8-Lead LFCSP (CP-8)
3.25 3.00 2.75
5
1.89 1.74 1.59
8
1.95 1.75 1.55 PIN 1 INDICATOR 2.95 2.75 2.55 12 0
2.25 2.00 1.75
0.60 0.45 0.30
BOTTOM VIEW
0.55 0.40 0.30 0.15 0.10 0.05 0.25 0.20 0.15
4
1
0.50 BSC 0.30 0.23 0.18
0.25 REF
1.00 0.90 0.80
SEATING PLANE
0.05 0.02 0.00
NOTES 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS. 2. PADDLE IS COPPER PLATED WITH LEAD FINISH.
-12-
REV. 0
PRINTED IN U.S.A.
C02721-0-2/02(0)
This datasheet has been download from: www..com Datasheets for electronics components.


▲Up To Search▲   

 
Price & Availability of AD8353ACP-R2

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X